

## DESCRIPTION

JW7107S is a low on-resistance dual channel load switch with programmable turn-on rise time. It contains two N-channel MOSFETS that can provide 6A maximum continuous current per channel. Each channel can operate over an input voltage range of 0.8V to 5.5V.

Each channel can be independently controlled by a low-voltage control signal through EN1/EN2 pin. In JW7107S, a 200Ω load resistor is integrated for quick output discharge when load switch is turned off. The optional external capacitor connected to SS1/SS2 is used for output slew rate control.

*Company's Logo is Protected, "JW" and "JOULWATT" are Registered Trademarks of JoulWatt technology Co., Ltd.*


## FEATURES

- Operating Range : 0.8V ~ 5.5V
- Low Quiescent Current  
80uA (Both Channels)  
60uA (Single Channels)
- Low On-Resistance
- Integrated Dual-Channel  
Up to 6A Maximum Load Current Per Channel
- Low-Voltage Enable Control
- Externally Programmable Rise Time
- Quick Output Discharge
- Thermal Shutdown
- Available in DFN3x2-14 Package

## APPLICATIONS

- Portable Computers
- Tablet PCs
- Consumer Electronics
- Set-top Boxes and Residential Gateways
- Telecom Systems
- Solid-State Drives (SSD)

## TYPICAL APPLICATION




## ORDER INFORMATION

DEVICE <sup>1)</sup>	PACKAGE	TOP MARKING <sup>2)</sup>
JW7107SDFNC#TRPBF	DFN3×2-14	JWFN□ YW□□□

## Notes:

- 1) JW□□□#TRPBF
- PB Free
  - Tape and Reel (If "TR" is not shown, it means tube)
  - Package Code
  - Part No.
- 2) Line1: JW□□□
- Internal control code
  - Product code
  - Joulwatt LOGO
- Line2: YW□□□
- Lot number
  - Week code
  - Year code

## PIN CONFIGURATION

ABSOLUTE MAXIMUM RATING<sup>1)</sup>

VIN1,2 PIN Voltage	-0.3V to 7V
VOUT1,2 PIN Voltage	-0.3V to 7V
EN1,2 PIN Voltage	-0.3V to 7V
(SS1,2-VOUT1,2) PIN Voltage	-0.3V to 6.5V
VBIAS Voltage	-0.3V to 7V
Maximum Continuous Switch Current Per Channel	6A
Maximum Pulsed Switch Current Per Channel, Pulse<300us 3% duty cycle	8A
Junction Temperature <sup>2)</sup>	150°C
Lead Temperature	260°C
Storage Temperature	-65°C to +150°C
ESD Susceptibility (Human Body Model)	2kV
Continuous Power Dissipation(T <sub>A</sub> =+25°C) DFN3×2-14	2W

RECOMMENDED OPERATING CONDITIONS<sup>3)</sup>

VIN1,2 PIN Voltage .....	0.8V to V <sub>BIAS</sub>
EN1,2 PIN Voltage .....	0V to 5.5V
VBIAS Voltage.....	2.5V to 5.5V
Operating Junction Temperature.....	-40°C to 125°C

THERMAL PERFORMANCE<sup>4)</sup>

	$\theta_{JA}$	$\theta_{JC}$
DFN3x2-14.....	52.3	6.9°C/W

- Note:**
- 1) Exceeding these ratings may damage the device. These stress ratings do not imply function operation of the device at any other conditions beyond those indicated under RECOMMENDED OPERATING CONDITIONS.
  - 2) The JW7107S includes thermal protection that is intended to protect the device in overload conditions. Continuous operation over the specified absolute maximum operating junction temperature may damage the device.
  - 3) The device is not guaranteed to function outside of its operating conditions.
  - 4) Measured on JESD51-7, 4-layer PCB.

## ELECTRICAL CHARACTERISTICS

V <sub>BIAS</sub> = 5.0V, typical values are for T <sub>A</sub> = 25°C, unless otherwise stated.							
Item	Symbol	Condition		Min.	Typ.	Max.	Units
POWER SUPPLIES AND CURRENTS							
V <sub>BIAS</sub> quiescent current (both channels)	I <sub>IN(VBIAS-ON)</sub>	I <sub>OUT1</sub> = I <sub>OUT2</sub> = 0mA V <sub>IN1,2</sub> = V <sub>EN1,2</sub> = V <sub>BIAS</sub> = 5.0V			50	55	uA
V <sub>BIAS</sub> quiescent current (single channel)	I <sub>IN(VBIAS-ON)</sub>	I <sub>OUT1</sub> = I <sub>OUT2</sub> = 0mA, V <sub>EN2</sub> =0V V <sub>IN1,2</sub> = V <sub>EN1</sub> = V <sub>BIAS</sub> = 5.0V			38	45	uA
V <sub>BIAS</sub> shutdown current	I <sub>IN(VBIAS-OFF)</sub>	V <sub>EN1,2</sub> =0V, V <sub>OUT1,2</sub> =0V			0.1	1	uA
V <sub>IN1,2</sub> off-state supply current (per channel)	I <sub>IN(VIN-OFF)</sub>	V <sub>EN1,2</sub> =0V V <sub>OUT1,2</sub> =0V	V <sub>IN1,2</sub> = 5.0V		0.1	1	uA
EN pin input leakage current	I <sub>EN</sub>	V <sub>EN</sub> = 5.5 V				1	uA
RESISTANCE CHARACTERISTICS							
ON-state resistance (per channel)	R <sub>ON</sub>	I <sub>OUT</sub> = -200mA V <sub>BIAS</sub> = 5.0V	V <sub>IN</sub> = 5.0V		17	21	mΩ
			V <sub>IN</sub> = 3.3V		17	21	
			V <sub>IN</sub> = 1.8V		17	21	
			V <sub>IN</sub> = 1.5V		17	21	
			V <sub>IN</sub> = 1.2V		17	21	
			V <sub>IN</sub> = 0.8V		17	21	
Output pull-down resistance	R <sub>PD</sub>	V <sub>IN</sub> =5.0V, V <sub>EN</sub> =0V, V <sub>OUT</sub> =0.5V			200		Ω
V <sub>BIAS</sub> = 2.5V, typical values are for T <sub>A</sub> = 25°C, unless otherwise stated.							
Item	Symbol	Condition		Min.	Typ.	Max.	Units
POWER SUPPLIES AND CURRENTS							
V <sub>BIAS</sub> quiescent current (both channels)	I <sub>IN(VBIAS-ON)</sub>	I <sub>OUT1</sub> = I <sub>OUT2</sub> = 0mA V <sub>IN1,2</sub> = V <sub>EN1,2</sub> = V <sub>BIAS</sub> = 2.5V			35	40	uA
V <sub>BIAS</sub> quiescent current (single channel)	I <sub>IN(VBIAS-ON)</sub>	I <sub>OUT1</sub> = I <sub>OUT2</sub> = 0mA, V <sub>EN2</sub> =0V V <sub>IN1,2</sub> = V <sub>EN1</sub> = V <sub>BIAS</sub> = 2.5V			27	35	uA
V <sub>BIAS</sub> shutdown current	I <sub>IN(VBIAS-OFF)</sub>	V <sub>EN1,2</sub> =0V, V <sub>OUT1,2</sub> =0V			0.1	1	uA
V <sub>IN1,2</sub> off-state supply current (per channel)	I <sub>IN(VIN-OFF)</sub>	V <sub>EN1,2</sub> =0V V <sub>OUT1,2</sub> =0V	V <sub>IN1,2</sub> = 2.5V		0.1	1	uA
EN pin input leakage current	I <sub>EN</sub>	V <sub>EN</sub> = 5.5 V				1	uA
RESISTANCE CHARACTERISTICS							
ON-state resistance	R <sub>ON</sub>	I <sub>OUT</sub> = -200mA	V <sub>IN</sub> = 2.5V		20	26	mΩ

(per channel)		$V_{BIAS} = 2.5V$	$V_{IN}= 1.8V$		19	25	
			$V_{IN}= 1.5V$		19	25	
			$V_{IN}= 1.2V$		19	25	
			$V_{IN}= 0.8V$		18	24	
Output pull-down resistance	$R_{PD}$	$V_{IN}=2.5V, V_{EN}=0V, V_{OUT}=0.5V$			200		$\Omega$
EN CHARACTERISTICS							
EN high level voltage	$V_{ENH}$	$V_{IN}=0.8V$ to $5V$		1.2			V
EN low level voltage	$V_{ENL}$	$V_{IN}=0.8V$ to $5V$				0.5	V
OVER TEMPERATURE PROTECTION							
Thermal shutdown threshold <sup>5)</sup>	$T_{SD}$	$V_{IN}=5.0V, V_{EN}=5V$			155		$^{\circ}C$
Thermal shutdown hysteresis <sup>5)</sup>	$T_{HYS}$				25		$^{\circ}C$
Item	Symbol	Condition	Min.	Typ.	Max.	Units	
$V_{IN} = V_{EN} = V_{BIAS} = 5\text{ V}, T_A = 25^{\circ}C$ (unless otherwise noted)							
Turn-on time	$t_{ON}$	$R_L = 10\Omega, C_L = 0.1\mu F$ $C_{SS} = 1nF$		1383		$\mu s$	
Turn-off time	$t_{OFF}$			2.5			
$V_{OUT}$ rise time	$t_R$			1736			
$V_{OUT}$ fall time	$t_F$			2			
EN delay time	$t_D$			515			
$V_{IN} = 0.8\text{ V}, V_{EN} = V_{BIAS} = 5\text{ V}, T_A = 25^{\circ}C$ (unless otherwise noted)							
Turn-on time	$t_{ON}$	$R_L = 10\Omega, C_L = 0.1\mu F$ $C_{SS} = 1n\text{ F}$		511		$\mu s$	
Turn-off time	$t_{OFF}$			2.5			
$V_{OUT}$ rise time	$t_R$			336			
$V_{OUT}$ fall time	$t_F$			1.7			
EN delay time	$t_D$			343			
$V_{IN} = 2.5\text{ V}, V_{EN} = 5\text{ V}, V_{BIAS} = 2.5\text{ V}, T_A = 25^{\circ}C$ (unless otherwise noted)							
Turn-on time	$t_{ON}$	$R_L = 10\Omega, C_L = 0.1\mu F$ $C_{SS} = 1n\text{ F}$		2150		$\mu s$	
Turn-off time	$t_{OFF}$			3.4			
$V_{OUT}$ rise time	$t_R$			2350			
$V_{OUT}$ fall time	$t_F$			2			
EN delay time	$t_D$			1000			
$V_{IN} = 0.8\text{ V}, V_{EN} = 5\text{ V}, V_{BIAS} = 2.5\text{ V}, T_A = 25^{\circ}C$ (unless otherwise noted)							
Turn-on time	$t_{ON}$	$R_L = 10\Omega, C_L = 0.1\mu F$ $C_{SS} = 1n\text{ F}$		1260		$\mu s$	
Turn-off time	$t_{OFF}$			3.8			
$V_{OUT}$ rise time	$t_R$			850			
$V_{OUT}$ fall time	$t_F$			2			
EN delay time	$t_D$			816			

**Note:**

- 5) Guaranteed by design

Parameter Measurement Information





Figure1. Timing Waveforms

PIN DESCRIPTION

Pin DFN3x2-14	Name	Description
1、 2	VIN1	Switch 1 input. Recommended voltage range for this pin is 0.8V to $V_{BIAS}$ to obtain optimal on-resistance. Bypass capacitor is also need to minimize VIN dip during turn-on of the channel.
3	EN1	Active high switch 1 control input. Do not leave floating.
4	VBIAS	Bias voltage. Power supply to the device. Recommended voltage range for this pin is 2.5V to 5.5V.
5	EN2	Active high switch 2 control input. Do not leave floating.
6、 7	VIN2	Switch 2 input. Recommended voltage range for this pin is 0.8V to $V_{BIAS}$ to obtain optimal on-resistance. Bypass capacitor is also need to minimize VIN dip during turn-on of the channel.
8、 9	VOUT2	Switch 2 output.
10	SS2	Slew rate control of switch 2. Capacitor connected to this pin should be rated no less than 15V.
11	GND	Ground
12	SS1	Slew rate control of switch 1. Capacitor connected to this pin should be rated no less than 15V.
13、 14	VOUT1	Switch 1 output.
Thermal Pad		Thermal pad (exposed center pad) must be connected to GND.

BLOCK DIAGRAM






## TYPICAL PERFORMANCE CHARACTERISTICS

At  $T_A = +25^\circ\text{C}$ ,  $V_B = 5\text{V}$ ,  $V_{(EN)} = 3\text{V}$ ,  $C_{(IN)} = 1\text{ }\mu\text{F}$ ,  $C_{(OUT)} = 0.1\text{ }\mu\text{F}$ , and  $C_{(SS)} = 1\text{ nF}$ , unless otherwise noted


Turn-on time(EN high to 50% $V_{OUT}$ ) vs.Temperature

$V_{IN} = 0.8\text{V}$ ,  $V_B = 2.5\text{V}/5\text{V}$ ,  $R_{LOAD} = 10\text{ohm}$




Rising time(10% $V_{OUT}$  to 90% $V_{OUT}$ ) vs.Temperature

$V_{IN} = 0.8\text{V}$ ,  $V_B = 2.5\text{V}/5\text{V}$ ,  $R_{LOAD} = 10\text{ohm}$




Delay time(EN high to 10% $V_{OUT}$ ) vs.Temperature

$V_{IN} = 0.8\text{V}$ ,  $V_B = 2.5\text{V}/5\text{V}$ ,  $R_{LOAD} = 10\text{ohm}$



ON-state resistance vs temperature

$V_{IN} = 0.8\text{V}$ ,  $V_B = 2.5\text{V}/5\text{V}$ ,  $I_{LOAD} = 200\text{mA}$



## FUNCTIONAL DESCRIPTION

### ON/OFF Control

EN high with 1.2V or high GPIO voltage enables the switch. The EN pin is compatible with standard logic threshold. This pin must be tied either high or low for proper functionality.

### VIN and VBIAS Voltage Range

VBIAS is recommended to work within the range from 2.5V to 5.5V. For optimal on-resistance performance of load switch, make sure  $V_{IN} \leq V_{BIAS}$ . Otherwise, the device will exhibit greater on-resistance than that in Electrical Characteristics. Resistance curves of a typical device at different temperature and VIN are shown as below.

### Input Capacitor (Optional)

A 1- $\mu$ F or higher ceramic capacitor is recommended to be placed between VIN1/VIN2 and GND to reduce the voltage drop caused by inrush current when switch turns on to charge a full-discharged load capacitor. A higher values capacitor can further reduce the voltage drop during high-current application. When switching heavy loads, it is recommended to put an input capacitor about 10 times higher than the output capacitor to avoid excessive voltage drop.

### Output Capacitor (Optional)

Due to the integrated body diode in the NMOS switch, an input capacitor greater than output capacitor is highly recommended. So the output can be discharged more quickly than input when the power supply is off. An input capacitor to output ratio of 10 to 1 is recommended. A larger output capacitor makes the initial turn-on transient smoother. In order to prevent the output from dropping, the output capacitor must be large enough to supply a fast transient load.

### Over-Temperature Protection

Thermal protection prevents the IC from damage when the die temperature exceeds safe margins. This mainly occurs when heavy-overload or short-circuit faults occurs. The JW7107S implements a thermal sensing circuit to monitor the operating junction temperature. Once the die temperature rises to approximately +155°C, the thermal protection feature activates as follows: The internal thermal sense circuitry turns the power switch off to prevent the power switch from damage. Once the junction temperature drops to 130°C, the MOSFET restart to work.

### Power Sequencing




Figure2. Power Sequencing

The charge pump block will stop working when VBAIS is Low. The voltage of charge pump cannot discharge without VBIAS. So EN shutdown before VBIAS is recommended and also VBIAS startup before EN and keep it high level is recommended.

### PCB Guidelines

Good PCB helps improving the performance of JW7107S:

- 1) For best performance, all traces should be as short as possible.
- 2) For best efficiency, the input and output decoupling capacitors should be placed as close to the device as possible, so that the

parasitic impact can be minimized. Using wide traces for VIN, VOUT, and GND helps minimize the parasitic electrical effects along with minimizing the case to ambient thermal impedance.

**Device Functional Modes**

**Table1. Device Functional Modes**

ENx	VINx to VOUTx	VOUTx to GND
L	OFF	ON
H	ON	OFF

## APPLICATION INFORMATION

When the switch is enabled, the output capacitors must be charged up from 0 V to the set value. The inrush current presents a constant value controlled by the device. It can be calculated as below:

$$I_{\text{inrush}} = C \times dV/dt$$

Where,

C – output capacitance

dV – output voltage

dt – rise time

Take a 3.3V case as an example. The parameters are shown in the table2.

**Table2. Design Parameter**

DESIGN PARAMETER	VALUE
Input voltage	3.3V
Bias voltage	5V
Load capacitance (CL)	22μF
Maximum acceptable inrush current	400mA

To ensure an inrush current of less than 400 mA, choose a CT value that will yield a rise time of more than 181.5μs.

JW7107S offer adjusted rise time for VOUT. So the user can control the inrush current during turn-on period. The appropriate rise time can be calculated using the following equation.

$$400 \text{ mA} = 22 \mu\text{F} \times 3.3 \text{ V}/dt$$

$$dt = 181.5 \mu\text{s}$$

### Adjustable Rise Time


The rise time of each channel in JW7107S can be adjusted individually by external capacitors connected between SS and GND pins. To ensure desired performance, a capacitor with a minimum voltage rating of 15 V should be placed on the SS1/SS2 pin.

The approximate rise time of VOUT measured on a typical device at VBIAS = 5V is shown in table 3. Rise time can be calculated by multiplying the input voltage by the slew rate. Rise times shown below are only valid for the power-up sequence where VIN and VBIAS are already in steady state condition, and the EN pin is used to enable the device.

**Table3:**


SSx (pF)	RISE TIME (μs) 10% - 90%, CL = 0.1μF, CIN = 1μF, RL = 10Ω TYPICAL VALUES at 25°C, VBIAS = 5V, 25V X7R 10% CERAMIC CAP						
	0.8	1.05	1.5	1.8	2.5V	3.3V	5V
0	54.8	64.4	78.8	86.8	102.8	118	164
220	120	143	186	217	291	360	518
470	181	223	298	352	466	588	876
1000	330	414	548	660	888	1156	1744
2200	656	840	1160	1368	1872	2384	3656
4700	1408	1760	2440	2888	3936	5100	7860
10000	2940	3700	5120	5980	8280	10720	16360

TAPE AND REEL INFORMATION



Carrier Tape

UNIT: mm




- Note :
- 1) The carrier type is black, and colorless transparent.
  - 2) Carrier camber is within 1mm in 100mm.
  - 3) 10 pocket hole pitch cumulative tolerance:±0.20.
  - 4) All dimensions are in mm.

Package ♂	P0 ♂	P1 ♂	P ♂	A0 ♂	B0 ♂	W ♂	T ♂	K0 ♂	Φ1 ♂	Φ2 ♂	E ♂	F ♂
DFN3 x 2-14 ♂	4.0±0.1 ♂	2.0±0.1 ♂	4.0±0.1 ♂	2.30±0.2 ♂	3.20±0.2 ♂	8.0±0.3 ♂	0.30±0.2 ♂	1.00±0.20 ♂	1.55±0.10 ♂	1.00±0.1 ♂	1.75±0.1 ♂	3.50±0.1 ♂

PACKAGE OUTLINE


DFN3X2-14

UNIT: mm




SYMBOL	MILLIMETER		
	MIN	NOM	MAX
A	0.70	0.75	0.80
A1	0.00	0.02	0.05
A3	0.20REF		
D	1.90	2.00	2.10
E	2.90	3.00	3.10
D1	0.70	—	1.00
E1	2.40	2.50	2.60
k	0.250REF		
b	0.13	0.18	0.23
e	0.40 BSC		
L	0.22	—	0.40
L1	0.03	—	0.20

Minimum Footprint Layout Section



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPAE



Package Type	Pin1 Quadrant
DFN3X2-14	1

## IMPORTANT NOTICE

- Joulwatt Technology Co.,Ltd reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein.
- Any unauthorized redistribution or copy of this document for any purpose is strictly forbidden.
- Joulwatt Technology Co.,Ltd does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- JOULWATT TECHNOLOGY CO.,LTD PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, SAFETY INFORMATION AND OTHER RESOURCES, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

*Copyright © 2020 JoulWatt*

*All rights are reserved by Joulwatt Technology Co.,Ltd*