



Battery Protection IC For 3-5 Cells Battery Pack With Automatic Balance

DESCRIPTION

JW[®]3312 is a battery protection IC for the 3~5 cells rechargeable lithium-ion battery pack. JW3312 integrates high-accuracy voltage detection circuits, which realizes multiple protection functions including over-charge, over-discharge, over-current, over-temperature and VC5~VC0 pins open-wire.

FEATURES

- Wide range of operation voltage 5V to 35V
- Monitor 3~5 series battery pack
- High-accuracy voltage detection for each cell
 - Over-charge detection voltage V_{oc}: 3.6~4.5V (50mV step) ±25mV
 - Over-charge release hysteresis V_{OCRH}: 0V/0.1V/0.2V/0.35V
 - Over-discharge detection voltage V_{OD}:
 2.1~3.1V (100mV step) ±50mV
 - Over-discharge release hysteresis V_{ODRH}: 0V/0.1~0.6V (100mV step)
- Discharge over-current detection in 3-step
 - 1st detection voltage V_{DOI1}:
 0.050~0.25V (50mV step) ±10mV
 - 2nd detection voltage V_{DOI2}:
 - 0.1~0.5V (100mV step) ±20mV
 - Short circuit detection voltage V_{SHT}:
 0.1~1.0V (100mV step) ±80mV
- Charge over-current detection voltage V_{COI}:
 - 0.015~0.155V (10mV step) ±10mV

Company's Logo is Protected, "JW" and "JOULWATT" are Registered Trademarks of JoulWatt technology Inc.

- Fixed internally:
 - Load short circuit detection delay time t_{SHT} : 300us
 - Charge over-current detection delay time t_{COI} :
- Programmable by external capacitor
 - Discharge over-current detection delay time t_{DOI}:

$$1^{st}$$
: 0.1s~2s 2^{nd} : (0.1~2s)×0.1


- Over-discharge detection delay time t_{OD}:
 0.1s~3s
- Over-charge detection delay time t_{oc}:
 0.1s~5s
- Balance function:
 - Level-1 bleeding threshold voltage V_{BAL1} : V_{OC} -225mV~ V_{OC} -25mV (25mV step) ±25mV Level-2 bleeding threshold voltage V_{BAL2} : V_{OC}/V_{OC} -25mV/ V_{OC} -50mV ±25mV
- High-accuracy battery temperature detection
- Provide passive balance
- Provide VC5~VC0 open-wire detection
- Wide range of operation temperature -40°C to +85°C
- Low current consumption (T=25°C)
 Full power mode 15µA Typ.
 Sleep mode 3µA Typ.
 Shutdown mode 350nA Typ.
- 20-Pin TSSOP

APPLICATIONS

- Rechargeable lithium-ion battery pack
- Power tool
- UPS backup battery


TYPICAL APPLICATION

One PACK-PORT (5cells)




TYPICAL APPLICATION

PACK- CH- separated (5cells)



Selection Guides

Production name structure



- 1. Balance function need or not: $X \rightarrow No \text{ need}$, $Y \rightarrow Need$
- 2: Product Series List, relates to different detection threshold voltage

Products Series List


Type/Item	Over -charge detection voltage [Voc]	Over -charge release voltage [V _{OCL}]	Over -discharge detection voltage [V _{OD}]	Over -discharge release voltage [V _{ODH}]	Charge over -current detection voltage [Vcol]	Discharge over-current 1 detection voltage [V _{DOI1}]	Discharge over-current 2 detection voltage [V _{DOI2}]	Short circuit detection voltage [V _{SHT}]	Balance detection voltage [V _{BAL1}]
JW3312-AAY	4.2V	4.1V	2.8V	3.0V	25mV	100mV	200mV	400mV	4.175V
JW3312-ABY	4.25V	4.15V	2.7V	3.0V	25mV	100mV	200mV	400mV	4.225V
JW3312-ACY	4.25V	4.15V	2.7V	3.0V	25mV	100mV	200mV	300mV	4.225V
JW3312-PAY	3.85V	3.75V	2.2V	2.5V	35mV	150mV	200mV	400mV	3.625V
JW3312-NBY	4.25V	4.15V	2.7V	3.0V	disable	100mV	200mV	400mV	4.225V
JW3312-PBY	3.7V	3.6V	2.1V	2.4V	65mV	100mV	200mV	500mV	3.5V
JW3312-ADY	4.20V	4.05V	2.8V	3.0V	15mV	100mV	200mV	400mV	4.0V
JW3312-AEY	4.25V	4.15V	2.7V	3.0V	25mV	100mV	200mV	400mV	4.075V

Remark: Please contact our sales office for products with detection voltage values other than those specified above.

ORDER INFORMATION


DEVICE ¹⁾	PACKAGE	TOP MARKING ²⁾
JW3312-AAYTSSOPC#TRPBF	TSSOP20	JW3312-AAY
JW3312-AAY135OPC#1RPBF	1550P20	YW□□□□
JW3312-ABYTSSOPC#TRPBF	TSSOP20	JW3312-ABY
JWS512-ABT135OPC#TRPBP	1330P20	YW□□□□
JW3312-ACYTSSOPC#TRPBF	TSSOP20	JW3312-ACY
JW3312-ACT155OPC#TRPBF	1330P20	YW□□□□
JW3312-PAYTSSOPC#TRPBF	TSSOP20	JW3312-PAY
JWS512-PAT133OPC#TRPBF	1330P20	YW□□□□
JW3312-NBYTSSOPC#TRPBF	TSSOP20	JW3312-NBY
JW5512-NB1133OPC#1RPBP	1330P20	YW
JW3312-PBYTSSOPC#TRPBF	TSSOP20	JW3312-PBY
JW3312-PBY133OPC#1RPBF	1550P20	YW□□□□
JW3312-ADYTSSOPC#TRPBF	TSSOP20	JW3312-ADY
JW3312-ADY1SSOPC#1RPBF	1550P20	YW
JW3312-AEYTSSOPC#TRPBF	TSSOP20	JW3312-AEY
JW351Z-AETTSSOPC#TKPBF	1550720	YW□□□□

Note:



5

PIN CONFIGURATION



ABSOLUTE MAXIMUM RATING ¹⁾

VDD,VC5,VC4,VC3,VC2,	0.3V to +40V
VC1	0.3V to +28V
VC0	0.3V to +8V
DO, VM	0.3V to +15V
CO	18V to 15V
UVT, SEL/TS, DOIT, VINI, OVT, TB, CHSE	0.3V to +6.5V
Battery cell voltage VC(n)-VC(n-1)	
Junction Temperature ²⁾	150°C
Lead Temperature	260°C
Storage Temperature	65°C to +150°C

RECOMMENDED OPERATING CONDITIONS

Junction Temperature (T _J)	40°C to 125°C
VC(N)-VC(N-1)	2V to 5V
VDD to GND	5V to 35V

Note:

- 1) Exceeding these ratings may damage the device.
- 2) Continuous operation over the specified absolute maximum operating junction temperature may damage the device.
- 3) Measured on JESD51-7, 4-layer PCB

ELECTRICAL CHARACTERISTICS

TA = 25℃, ui	TA = 25°C, unless otherwise stated.							
	ltem	Symbol	Condition	Min.	Тур.	Max. U	nits	
Power supply	1							
Operation volta and GND pin	ge between VDD pin	V_{DSOP}		5		35	V	
Power-on reset	threshold	V_{PON}		4.5	4.8	5.1	V	
Shutdown thres	hold	V _{PDOWN}		4.2	4.5	4.8	V	
Current consum	ption during full power	I _{FP}			15	20	μА	
Current consum	ption during sleep	I _{SLEEP}			3	6	μА	
Current consum	ption during shutdown	I _{SHUTDOWN}			350		nA	
Voltage/Curre	ent Protections Thre	shold Volta	age					
Detection period	d time for voltage	t _{DETV}	Full power mode		0.5		s	
Detection period	d time for voltage	t _{DETV_SLP}	Sleep mode		2		s	
	Protection threshold	V _{oc}		V _{OC} -0.025	Voc	V _{OC} +0.025	V	
	Release threshold	V _{OCL}		V _{OCL} -0.04	VocL	V _{OCL} +0.04	V	
Over-charge	Protection delay	toc ⁴⁾		70%t _{oc}	toc	130%t _{OC} +	s	
		tocs ⁴⁾	OVT pin short to GND	64	-	164	ms	
		t _{OCO} ⁴⁾	OVT pin open	0	-	100	ms	
	Protection threshold	V _{OD}		V _{OD} -0.05	V _{OD}	V _{OD} +0.05	V	
	Release threshold	V _{ODH}		V _{ODH} -0.07	V _{ODH}	V _{ODH} +0.07	V	
Over-	Destantion deles	t _{OD} ⁴⁾		70%t _{OD}	t _{OD}	130%t _{OD} +	s	
discharge	Protection delay time	t _{ODS} ⁴⁾	OVT pin short to GND	64	-	164	ms	
		t _{ODO} ⁴⁾	OVT pin open	0	-	100	ms	
Charge	Protection threshold	V _{COI}		V _{COI} -10	V _{COI}	V _{COI} +10	mV	
Charge over- current	Protection delay time	t _{COI} ⁴⁾		0.7	1	1.3	S	
Discharge	1 st protection voltage	V _{DOI1}		V _{DOI1} -10	V _{DOI1}	V _{DOI1} +10	mV	
over-current	1 st protection delay	t _{DOI1} ⁴⁾		70%t _{DOI1}	t _{DOI1}	130%t _{DOI1}	ms	
	time	t _{DOI1S} ⁴⁾	DOIT pin short	64	-	164	ms	

			to GND				
		t _{DOI10} ⁴⁾	DOIT pin open	0	-	100	ms
	2 nd protection voltage	V_{DOI2}		V _{DOI2} -20	V_{DOI2}	V _{DOI2} +20	mV
	2 st protection delay time	t _{DOI2} ⁴⁾		7%t _{DOI1}	10%t _{DOI1}	13%t _{DOI1}	ms
	Short protection voltage	V_{SHT}		V _{SНТ} -80	V _{SHT}	V _{SHT} +80	mV
	Short protection delay time	t _{SHT} ⁴⁾		150	300	450	μS
Temperature F	Protection Threshol	d Voltage					
Detection period	time for temperature	t _{DETT}			2		s
Detection period	time for temperature	t _{DETT_SLP}			8		s
Detection eff temperature	ective time for	t _{EFF_DETT}			3		ms
	Over-temperature protection threshold	V _{сот}	50°C±4°C R _{NTC} =103AT	28.58%	29.58%	30.58%	V _{TB}
Q.	Over-temperature release hysteresis	V _{COTRH}	5°C		3.33%		V_{TB}
Charge temperature	Under-temperature protection threshold	V _{CUT}	0°C±4°C R _{NTC} =103AT	72.33%	73.33%	74.33%	V _{TB}
protection	Under-temperature release hysteresis	V _{CUTRH}	5°C		4.58%		V _{TB}
	protection delay time	t _{COT} ⁴⁾		3.5	4	6.5	S
	Over-temperature protection threshold	V_{DOT}	70°C±4°C R _{NTC} =103AT	17.33%	18.33%	19.33%	V_{TB}
Discharge temperature	Over-temperature release hysteresis	V_{DOTRH}	10°C		5%		V_{TB}
	Under-temperature protection threshold	V_{DUT}	-20°C±4°C R _{NTC} =103AT	86.08%	87.08%	88.08%	V _{TB}
protection	Under-temperature release hysteresis	V _{DUTRH}	10°C		6.25%		V _{TB}
	protection delay time	t _{DOT} ⁴⁾		3.5	4	6.5	S
State detection	Discharge detection	V _{TH_DSG}		2	4	6	mV

threshold						
Charge detection			_			χ,
threshold	V _{TH_CG}		-6	-4	-2	mV
Balance Function						
Level-1 Bleeding threshold voltage	V_{BAL1}		V _{BAL1} -0.02	V _{BAL1}	V _{BAL1} +0.02	V
Level-2 bleeding threshold voltage	V_{BAL2}		V _{BAL2} -0.02	V_{BAL2}	V _{BAL2} +0.02	V
Level-1 allowance bleeding deviation voltage between high voltage battery and low voltage battery	$ riangle V_{B_ALLOW}$		15	40	65	mV
Bleeding resistor ⁵	R _{BAL}			50		Ω
Balance period time	t _B			0.5		s
Bleeding delay time ⁴	t _{BAL_DELAY}			30		ms
Odd cells bleeding time ⁴	t _{B_ODD}			200		ms
Even cells bleeding time ⁴⁾	t _{B_EVEN}			200		ms
Cell balancing relaxation time before cell voltage measured ⁴⁾	t _{B_RELAX}			100		ms
VCN Open-Wire Detection						
VCN open-wire detection cycle	t _{OPEN}			2		s
3/4/5 Cells Application Configur	ation					
SEL/TS pin source current ⁴⁾	I _{SEL}			5		μА
3 Cells configuration comparator threshold voltage ⁴⁾	V_{SEL0}	Recommend $R_{\text{SEL}}\text{=}0R$			100	mV
4 Cells configuration comparator threshold voltage ⁴⁾	V_{SEL1}	Recommend R _{SEL} =100K	300		600	mV
5 Cells configuration comparator threshold voltage ⁴⁾	V_{SEL2}	Recommend R _{SEL} =300K	900			mV
Output Voltage						
CO output voltage L	V _{COL}			High-Z		V
CO output voltage H	V_{COH}	Full power mode	10	12	15	V
DO suitavit valta es l	\/	Sleep mode	4	4.5	0.5	V
DO output voltage L	V _{DOL}		0	0	0.5	V
DO output voltage H	V_{DOH}		10	12	15	V

VCn pin current(n=0~5)	I _{VCn}		-1		1	μА
Output Current						
CO pin maximum source current ⁴⁾	I _{COH}		2	4	6	mA
DO pin maximum source current ⁴⁾	I _{DOH}		3	5	7	mA
DO pin maximum sink current ⁵⁾	I _{DOL}		70	100	110	mA
Load Detection						
Resistance between VM pin and	R_VM		20	40	60	kΩ
GND pin	IXVM		20	40	00	NS2
Load detection threshold	V_{VMD}		0.8	1	1.2	V
Charger Detection						
Charger detection pull up current	I _{PU}		2.7	3	3.3	μА
Charger detection threshold	V _{CHSE}		3.3	3.6	3.9	٧


Notes:

4) Guaranteed by design.

PIN DESCRIPTION

Pin No.	Name	Description
1, 19, 20	VDD	Input pin for positive power supply
2	VC5	Connection pin for battery5's positive voltage
3	VC4	Connection pin for battery 4's positive voltage
4	VC3	Connection pin for battery 3's positive voltage
5	VC2	Connection pin for battery 2's positive voltage
6	VC1	Connection pin for battery 1's positive voltage
7	VC0	Connection pin for battery 1's negative voltage
8	GND	Input pin for negative power supply
9	OVT	Over-charge protection delay time setting
10	VINI	Charge and discharge over-current detection terminal
11	UVT	Over-discharge protection delay time setting
12	DO	Gate connection pin for discharge control MOSFET
13	DOIT	Discharge over-current delay time setting pin
		This is a dual-purpose Pin
14	SEL/TS	(1) Thermal sense input
		(2) 3/4/5 cells selection terminal
15	ТВ	Thermal bias output
16	CHSE	Charger detection pin
17	СО	Gate connection pin for charge control MOSFET
18	VM	Load detection Pin

BLOCK DIAGRAM



FUNCTIONAL DESCRIPTION

Normal Status

In the JW3312, both CO and DO pins output high level voltage when all battery voltages are between V_{OD} and V_{OC} , the battery temperature is between V_{COT} and V_{CUT} , and the VINI pin voltage is less than V_{DOI1} . This is the normal status.

Over-charge Status

JW3312 detects cell voltage once per t_{DETV} . When any battery voltage increases to V_{OC} or more for longer than t_{OC} , the CO pin outputs high-Z. Since the CO pin pulled down to the PACK- voltage by an external resistor, the charge MOSFET is turned off to stop charging. This is the over-charge status.

The over-charge status is released if either of the conditions mentioned below is satisfied:

- (1) The battery voltage drops to V_{OCL} or less.
- (2) The VINI pin voltage is higher than V_{TH_DSG} and all battery voltage drops to V_{OC}.

Over-discharge Status

JW3312 detects cell voltage once per t_{DETV} . When any voltage of batteries decreases to V_{OD} or lower for longer than t_{OD} , the DO pin outputs low level voltage. The discharge MOSFET is turned off and discharge stops. This is the over-discharge status.

When discharge MOSFET is off, VM pin is pulled down to the GND level via R_{VMS} internally. To reduce power consumption, the IC will entry sleep mode and CO pin outputs 4.5V. The IC will wake up to over-discharge status every 2s. The sleep status will not enter if the VINI pin voltage higher than V_{TH_CG} .

The over-discharge status is released if either

condition mentioned below is satisfied:

- The VM pin voltage is lower than V_{VMD}, and the battery voltage increases to V_{ODH} or more.
- (2) The VM pin voltage is lower than V_{VMD} , and the VINI pin voltage is lower than V_{TH_CG} during charging.

Discharge Over-current Status

In the JW3312, if the VINI pin voltage increases to V_{DOI} or more (discharge over-current threshold voltage) for longer than t_{DOI} (discharge over-current detection delay time), the DO pin outputs low level voltage. The discharge MOSFET is turned off and discharge stops. This is the discharge over-current status.

The VM pin is pulled down to the GND level via R_{VMS} internally.

JW3312 has three levels for discharge over-current detection ($V_{DOI1},\ V_{DOI2},\ V_{SHT}$). The JW3312 actions against load short circuit detection voltage (V_{SHT}) are as well in V_{DOI} .

The discharge over-current status is released if the following condition is satisfied.

The VM pin voltage is lower than V_{VMD} .

Charge Over-current Status

If the VINI pin voltage increases to V_{COI} or more for longer than t_{COI} , the DO pin outputs low level voltage and the CO pin outputs high-Z. The charge and discharge MOSFETs are turned off. This is the charge over-current status.

The CHSE pin is pulled up to the 5V regulator via I_{PU} internally.

The charge over-current status is released if the following condition is satisfied:

The CHSE pin voltage is higher than V_{CHSE}

Delay Time Setting

In the discharge over-current and over-discharge detection, users are able to set the delay time through an external capacitor.

Take the discharge over-current detection for example, when the VINI pin voltage reaches V_{DOI1} or more, JW3312 starts charging C_{DOIT} (the DOIT pin capacitor) via I_{DOIT} (the DOIT pin output current). After a certain period, the DO pin outputs low level voltage. This period is t_{DOI1} , which can be calculated using the following equation.

 $t_{DOI1}[s] = n \times \Delta V \times C_{DOIT}[nF] / I_{DOIT}[\mu A]$

= $400(typ.) \times C_{DOIT}[nF] / 8[\mu A] (typ.)$

= $50[M\Omega](typ.) \times C_{DOIT}[nF]$

In case C_{DOIT}=2nF, t_{DOI1} is calculated as follows.

$$t_{DOI1}[s] = 50[M\Omega](typ.) \times 2[nF] = 0.1[s](typ.)$$

The 2^{nd} discharge over-current detection delay time (t_{DOI2}) is calculated as below.

 $t_{DOI2}=t_{DOI1}\times0.1$

The function of over-discharge detection delay time is same to the discharge over-current detection delay time.

The function of over-charge detection delay time is same to the discharge over-current detection delay time.

The load short circuit detection delay time are fixed internally.

Fault Detection on DOIT& UVT&OVT

To set the discharge over-current detection delay time, the over-discharge detection delay time and over-charge detection delay time, a capacitor is connected between DOIT/UVT/OVT pin and GND pin.

Take the discharge over-current for example. If the discharge over-current is detected and the DOIT pin is shorted to ground, t_{DOI1} is automatically changed to the DOIT pin short detected 1st discharge over-current detection delay time (t_{DOI1S}).

In the same manner, if the discharge over-current is detected and the DOIT pin is floating, t_{DOI1} is automatically changed to the DOIT pin open detected 1^{st} discharge over-current detection delay time (t_{DOI1O}) .

The fault detection function of UVT and OVT are similar to the pin DOIT.

Temperature Protection

JW3312 provides temperature sensing pin TS for detecting the temperature of battery cells. The 103AT NTC (β =3435) resistor is placed nearby battery cells separately. When the temperature of battery pack increases, the voltage of the TS pin decreases. JW3312 detects over-temperature or under-temperature once per t_{DETT} (temperature detection period time). see figure 1 for temperature detection timing chart. In normal status, the JW3312 continuously turns on TB output for t_{EFF_DETT} every t_{DETT}. When the TB output turns on, the external temperature is monitored.




Figure 1. Temperature detection timing

During temperature detection, only when VINI>V_{TH_DSG}, the JW3312 considers discharge state. Otherwise, the JW3312 considers charge state.

In charge state, once the battery temperature is beyond V_{COT} or below V_{CUT} , and the state continues for $t_{COT\ DELAY}$, JW3312 shuts down

the charge MOSFET.

The charge temperature protection status is released if either of the following conditions is satisfied.

- (1) The temperature of battery pack recovers
- (2) The VINI pin voltage is higher than $V_{TH\ DSG}$

In discharge state, once the battery temperature is beyond V_{DOT} or below V_{DUT} , and the state continues for t_{DOT_DELAY} , JW3312 shuts down the discharge MOSFET.

The discharge temperature protection status is released if either of the following conditions is satisfied.

- (1) The temperature of battery pack recovers
- (2) The VINI pin voltage is lower than V_{TH_CG}

Operation Modes

JW3312 has three power modes: Full Power mode, Sleep mode and Shutdown mode.

For Full Power mode, JW3312 checks for over-voltage, over-discharge, over-temperature, under-temperature every detection period. Besides, over-current events are checked continuously. These safety events decide the status of the charge and discharge MOSFETs. The typical current consumption is 20µA.

JW3312 enters Sleep mode after entering over-discharge status, over-temperature status, under-temperature status or open wire status. The typical current consumption is lower down to be $2\mu A$ at sleep mode.

For the other case, JW3312 only waits for temperature events or open wire events releasing.

JW3312 enters Shutdown mode when VDD pin voltage becomes lower than V_{PDOWN} . During this mode, JW3312 does not check for any safety

events. The charge and discharge MOSFETs are both off. The typical current consumption is as low as 350nA.

Balance Function

JW3312 provides cells' balance function to balance the cells' capacity in a battery pack. When any cell voltage is higher than Level-1 bleeding threshold voltage V_{BAL1} , and the cell voltage is higher than the lowest cell $\triangle V_{B_ALLOW}$, the off-chip balance will be turn on and provide about 100mA bleeding current.

Odd-even balance strategy is adopted. The balance period time is 500mS. The first 200mS is used for the odd cells bleeding that satisfy the balance conditions. The second 200mS is used for the even cells bleeding that satisfy the balance conditions. The last 100mS is cell balancing relaxation time before cell voltage measured. See figure 2 for balance operation timing charts.




Figure 2. Balance operation timing charts

An external resistor of 47Ω recommended should be used to limit the power dissipated by the external MOS. The detailed circuit is shown in the Figure 3.




Figure3. External Discharge FET Connection (one cell)

The balance current can be programmable by $R_{\text{\footnotesize BAL}}.$

$$I_{BAL}(\mathbf{A}) = \frac{V_{CELL}(\mathbf{V})}{R_{BAL}(\Omega)} + \frac{V_{CELL}(\mathbf{V})}{1k + 1k + R_{BAL}(\Omega)}$$

When the JW3312 is used in extended condition, to avoid the unbalance between IC1 and IC2, the JW3312 provide level-2 balance function. If all the five cell voltage exceed the Level-2 bleeding threshold voltage V_{BAL2} , the external discharge MOS turn on.

The balance exits if one of the conditions mentioned below is satisfied:

- (1) When all voltages of VC1, (VC2-VC1), (VC3-VC2), (VC4-VC3) and (VC5-VC4) are lower V_{BAL1}, or higher than VBAL1 and Lower than V_{BAL2}, all the external balance discharge circuits will not work.
- (2) When any battery voltage is higher than V_{BAL1} , but lower than the lowest $\triangle V_{B_ALLOW}$
- (3) The system entries sleep mode
- (4) Open-wire fault is detected.
- (5) Battery temperature faults happened.

Open-wire Detection

JW3312 checks for VC5-VC0 open-wire once per detection time period t_{OPEN}.

When any of VC5 to VC0 pin open, it will detect open-wire and charge and discharge is prohibited

The open wire protection is released when open wire point is connected again and the VM pin voltage is lower than V_{VMD} .

3/4/5 cells application selection

When the IC power startup, the TB pin will be short to GND and the TS pin will output current I_{SEL} to R_{SEL} , NTC, 10K before the TB setting up, and the voltage of TS configures the cells number. After cells number configuration, the I_{SEL} will be shutdown. The detailed circuit is

shown in the Figure 4.




Figure 4. 3/4/5 Cells application selection schematic


3/4/5 Cells application selection by R_{SEL}

Cells	R _{SEL}	V _{TS}
3	0R	<100mV
4	100k	300mV~600mV
5	300k	>900mV

PCB Layout Precaution

The PCB layout of JW3312 must be carefully designed.

- The RC filters of VDD and VC(n) should be placed close to the device pins.
- 2. The capacitors C_{TB} and C_{TS} should be placed near the TB and TS pins.
- 3. The capacitor C_{VINI} should be placed near the VINI pin
- 4. The GND should be placed near the R_{SENSE} .



Package and Bag Caution

- JW3312-xxxx is Moisture-Sensitive Devices and its MSL⁵⁾ (Moisture-Sensitive Level) is level-3.
- 2. Calculated shelf life in sealed bag is $\underline{12}$ $\underline{\text{months}}$ at <40 $^{\circ}\text{C}$ and <90%RH(Relative Humidity).
- 3. Peak package body temperature⁵⁾ is 260°C.
- After bag is opened, devices that will be subjected to reflow solder or other high temperature process must
 - a) Mounted within <u>168 hours</u> of factory at the condition $\leq 30^{\circ}\text{C}/60\%\text{RH}$.


- b) Stored at <10%RH.
- 5. Devices require bake before mounting if Humidity Indicator Car(HIC) is >10%RH when read at $23\pm5^{\circ}$ C.

Note:


5) Level and body temperature defined by IPC/JEDEC J-STD-020.

REFERENCE DESIGN:


One PACK- Port (4cells)



One PACK- port (3cells)



PACKAGE OUTLINE



IMPORTANT NOTICE

Joulwatt Technology Inc. reserves the right to make modifications, enhancements, improvements,
 corrections or other changes without further notice to this document and any product described herein.

- Any unauthorized redistribution or copy of this document for any purpose is strictly forbidden.
- Joulwatt Technology Inc. does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Copyright © 2017 JW3312 Incorporated.

All rights are reserved by Joulwatt Technology Inc.